Structured constraint files for HDL designs targeting FPGA boards @umarcor