| pyVHDLModel / Association.py |
AssociationItem.__init__ |
|
0% |
5 |
5 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyVHDLModel / Association.py |
AssociationItem.Formal |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Association.py |
AssociationItem.Actual |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Association.py |
AssociationItem.__str__ |
|
0% |
3 |
3 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyVHDLModel / Association.py |
(no function) |
|
100% |
22 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Base.py |
Direction.__str__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Base.py |
Mode.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Base.py |
ModelEntity.__init__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Base.py |
ModelEntity.Parent |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Base.py |
ModelEntity.GetAncestor |
|
0% |
4 |
4 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyVHDLModel / Base.py |
NamedEntityMixin.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Base.py |
NamedEntityMixin.Identifier |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Base.py |
NamedEntityMixin.NormalizedIdentifier |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Base.py |
MultipleNamedEntityMixin.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Base.py |
MultipleNamedEntityMixin.Identifiers |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Base.py |
MultipleNamedEntityMixin.NormalizedIdentifiers |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Base.py |
LabeledEntityMixin.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Base.py |
LabeledEntityMixin.Label |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Base.py |
LabeledEntityMixin.NormalizedLabel |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Base.py |
DocumentedEntityMixin.__init__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Base.py |
DocumentedEntityMixin.Documentation |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Base.py |
ConditionalMixin.__init__ |
|
0% |
3 |
3 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyVHDLModel / Base.py |
ConditionalMixin.Condition |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Base.py |
BranchMixin.__init__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Base.py |
ConditionalBranchMixin.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Base.py |
ReportStatementMixin.__init__ |
|
0% |
6 |
6 |
0 |
|
0% |
4 |
0 |
|
0% |
| pyVHDLModel / Base.py |
ReportStatementMixin.Message |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Base.py |
ReportStatementMixin.Severity |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Base.py |
AssertStatementMixin.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Base.py |
BlockStatementMixin.__init__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Base.py |
Range.__init__ |
|
100% |
6 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Base.py |
Range.LeftBound |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Base.py |
Range.RightBound |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Base.py |
Range.Direction |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Base.py |
Range.__str__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Base.py |
WaveformElement.__init__ |
|
0% |
6 |
6 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyVHDLModel / Base.py |
WaveformElement.Expression |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Base.py |
WaveformElement.After |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Base.py |
(no function) |
|
100% |
120 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Common.py |
Statement.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Common.py |
ProcedureCallMixin.__init__ |
|
0% |
7 |
7 |
0 |
|
0% |
4 |
0 |
|
0% |
| pyVHDLModel / Common.py |
ProcedureCallMixin.Procedure |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Common.py |
ProcedureCallMixin.ParameterMappings |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Common.py |
AssignmentMixin.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Common.py |
AssignmentMixin.Target |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Common.py |
VariableAssignmentMixin.__init__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Common.py |
VariableAssignmentMixin.Expression |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Common.py |
(no function) |
|
100% |
34 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Concurrent.py |
ConcurrentStatementsMixin.__init__ |
|
100% |
9 |
0 |
0 |
|
100% |
4 |
0 |
|
100% |
| pyVHDLModel / Concurrent.py |
ConcurrentStatementsMixin.Statements |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Concurrent.py |
ConcurrentStatementsMixin.IterateInstantiations |
|
67% |
6 |
2 |
0 |
|
67% |
6 |
2 |
|
67% |
| pyVHDLModel / Concurrent.py |
ConcurrentStatementsMixin.IndexStatements |
|
33% |
9 |
6 |
0 |
|
38% |
8 |
1 |
|
35% |
| pyVHDLModel / Concurrent.py |
Instantiation.__init__ |
|
45% |
11 |
6 |
0 |
|
25% |
8 |
2 |
|
37% |
| pyVHDLModel / Concurrent.py |
Instantiation.GenericAssociations |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
Instantiation.PortAssociations |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
ComponentInstantiation.__init__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
ComponentInstantiation.Component |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
EntityInstantiation.__init__ |
|
83% |
6 |
1 |
0 |
|
50% |
2 |
1 |
|
75% |
| pyVHDLModel / Concurrent.py |
EntityInstantiation.Entity |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Concurrent.py |
EntityInstantiation.Architecture |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
ConfigurationInstantiation.__init__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
ConfigurationInstantiation.Configuration |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
ProcessStatement.__init__ |
|
0% |
9 |
9 |
0 |
|
0% |
4 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
ProcessStatement.SensitivityList |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
ConcurrentProcedureCall.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
ConcurrentBlockStatement.__init__ |
|
0% |
11 |
11 |
0 |
|
0% |
4 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
ConcurrentBlockStatement.PortItems |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
GenerateBranch.__init__ |
|
0% |
6 |
6 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
GenerateBranch.AlternativeLabel |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
GenerateBranch.NormalizedAlternativeLabel |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
IfGenerateBranch.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
ElsifGenerateBranch.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
ElseGenerateBranch.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
GenerateStatement.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
IfGenerateStatement.__init__ |
|
0% |
12 |
12 |
0 |
|
0% |
6 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
IfGenerateStatement.IfBranch |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
IfGenerateStatement.ElsifBranches |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
IfGenerateStatement.ElseBranch |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
IfGenerateStatement.IterateInstantiations |
|
0% |
5 |
5 |
0 |
|
0% |
4 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
IfGenerateStatement.IndexStatement |
|
0% |
5 |
5 |
0 |
|
0% |
4 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
IndexedGenerateChoice.__init__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
IndexedGenerateChoice.Expression |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
IndexedGenerateChoice.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
RangedGenerateChoice.__init__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
RangedGenerateChoice.Range |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
RangedGenerateChoice.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
ConcurrentCase.__init__ |
|
0% |
4 |
4 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
GenerateCase.__init__ |
|
0% |
6 |
6 |
0 |
|
0% |
4 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
GenerateCase.Choices |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
GenerateCase.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
OthersGenerateCase.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
CaseGenerateStatement.__init__ |
|
0% |
8 |
8 |
0 |
|
0% |
4 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
CaseGenerateStatement.SelectExpression |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
CaseGenerateStatement.Cases |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
CaseGenerateStatement.IterateInstantiations |
|
0% |
2 |
2 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
CaseGenerateStatement.IndexStatement |
|
0% |
2 |
2 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
ForGenerateStatement.__init__ |
|
0% |
6 |
6 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
ForGenerateStatement.LoopIndex |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
ForGenerateStatement.Range |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
ForGenerateStatement.IndexStatement |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
ForGenerateStatement.IndexStatements |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
ForGenerateStatement.IterateInstantiations |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
ConcurrentSignalAssignment.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
ConcurrentSimpleSignalAssignment.__init__ |
|
0% |
6 |
6 |
0 |
|
0% |
4 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
ConcurrentSimpleSignalAssignment.Waveform |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
ConcurrentSelectedSignalAssignment.__init__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
ConcurrentConditionalSignalAssignment.__init__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
ConcurrentAssertStatement.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Concurrent.py |
(no function) |
|
100% |
183 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Declaration.py |
Attribute.__init__ |
|
0% |
5 |
5 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Declaration.py |
Attribute.Subtype |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Declaration.py |
AttributeSpecification.__init__ |
|
0% |
11 |
11 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyVHDLModel / Declaration.py |
AttributeSpecification.Identifiers |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Declaration.py |
AttributeSpecification.Attribute |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Declaration.py |
AttributeSpecification.EntityClass |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Declaration.py |
AttributeSpecification.Expression |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Declaration.py |
Alias.__init__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Declaration.py |
(no function) |
|
100% |
56 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / DesignUnit.py |
Reference.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / DesignUnit.py |
Reference.Symbols |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / DesignUnit.py |
LibraryClause.Symbols |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / DesignUnit.py |
DesignUnit.__init__ |
|
100% |
23 |
0 |
0 |
|
90% |
10 |
1 |
|
97% |
| pyVHDLModel / DesignUnit.py |
DesignUnit.Document |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / DesignUnit.py |
DesignUnit.Document |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
DesignUnit.Library |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / DesignUnit.py |
DesignUnit.Library |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / DesignUnit.py |
DesignUnit.ContextItems |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
DesignUnit.ContextReferences |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
DesignUnit.LibraryReferences |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
DesignUnit.PackageReferences |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / DesignUnit.py |
DesignUnit.ReferencedLibraries |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
DesignUnit.ReferencedPackages |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
DesignUnit.ReferencedContexts |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
DesignUnit.DependencyVertex |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
DesignUnit.HierarchyVertex |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Context.__init__ |
|
81% |
16 |
3 |
0 |
|
70% |
10 |
1 |
|
77% |
| pyVHDLModel / DesignUnit.py |
Context.LibraryReferences |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Context.PackageReferences |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / DesignUnit.py |
Context.ContextReferences |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Context.__str__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Package.__init__ |
|
75% |
12 |
3 |
0 |
|
25% |
4 |
1 |
|
62% |
| pyVHDLModel / DesignUnit.py |
Package.AllowBlackbox |
|
100% |
3 |
0 |
0 |
|
100% |
2 |
0 |
|
100% |
| pyVHDLModel / DesignUnit.py |
Package.AllowBlackbox |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / DesignUnit.py |
Package.PackageBody |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Package.GenericItems |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Package.DeclaredItems |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / DesignUnit.py |
Package.DeferredConstants |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Package.Components |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Package._IndexOtherDeclaredItem |
|
0% |
6 |
6 |
0 |
|
0% |
6 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Package.__str__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / DesignUnit.py |
Package.__repr__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
PackageBody.__init__ |
|
100% |
5 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / DesignUnit.py |
PackageBody.Package |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / DesignUnit.py |
PackageBody.DeclaredItems |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / DesignUnit.py |
PackageBody.LinkDeclaredItemsToPackage |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
PackageBody.__str__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
PackageBody.__repr__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Entity.__init__ |
|
62% |
16 |
6 |
0 |
|
25% |
8 |
2 |
|
50% |
| pyVHDLModel / DesignUnit.py |
Entity.AllowBlackbox |
|
0% |
3 |
3 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Entity.AllowBlackbox |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Entity.GenericItems |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / DesignUnit.py |
Entity.PortItems |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / DesignUnit.py |
Entity.Architectures |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Entity.__str__ |
|
100% |
3 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / DesignUnit.py |
Entity.__repr__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Architecture.__init__ |
|
100% |
7 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / DesignUnit.py |
Architecture.Entity |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / DesignUnit.py |
Architecture.AllowBlackbox |
|
0% |
3 |
3 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Architecture.AllowBlackbox |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Architecture.__str__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Architecture.__repr__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Component.__init__ |
|
0% |
16 |
16 |
0 |
|
0% |
8 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Component.AllowBlackbox |
|
0% |
3 |
3 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Component.AllowBlackbox |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Component.IsBlackbox |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Component.GenericItems |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Component.PortItems |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Component.Entity |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Component.Entity |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Configuration.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / DesignUnit.py |
Configuration.__str__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
Configuration.__repr__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / DesignUnit.py |
(no function) |
|
100% |
179 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Exception.py |
LibraryExistsInDesignError.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Exception.py |
LibraryExistsInDesignError.Library |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
LibraryRegisteredToForeignDesignError.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Exception.py |
LibraryRegisteredToForeignDesignError.Library |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
LibraryNotRegisteredError.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
LibraryNotRegisteredError.Library |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
EntityExistsInLibraryError.__init__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
EntityExistsInLibraryError.Library |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
EntityExistsInLibraryError.Entity |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
ArchitectureExistsInLibraryError.__init__ |
|
0% |
4 |
4 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
ArchitectureExistsInLibraryError.Library |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
ArchitectureExistsInLibraryError.Entity |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
ArchitectureExistsInLibraryError.Architecture |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
PackageExistsInLibraryError.__init__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
PackageExistsInLibraryError.Library |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
PackageExistsInLibraryError.Package |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
PackageBodyExistsError.__init__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
PackageBodyExistsError.Library |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
PackageBodyExistsError.PackageBody |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
ConfigurationExistsInLibraryError.__init__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
ConfigurationExistsInLibraryError.Library |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
ConfigurationExistsInLibraryError.Configuration |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
ContextExistsInLibraryError.__init__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
ContextExistsInLibraryError.Library |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
ContextExistsInLibraryError.Context |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
ReferencedLibraryNotExistingError.__init__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
ReferencedLibraryNotExistingError.LibrarySymbol |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
ReferencedLibraryNotExistingError.Context |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Exception.py |
(no function) |
|
100% |
101 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Expression.py |
NullLiteral.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
EnumerationLiteral.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Expression.py |
EnumerationLiteral.Value |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
EnumerationLiteral.__str__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Expression.py |
IntegerLiteral.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Expression.py |
IntegerLiteral.Value |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
IntegerLiteral.__str__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Expression.py |
FloatingPointLiteral.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Expression.py |
FloatingPointLiteral.Value |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
FloatingPointLiteral.__str__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Expression.py |
PhysicalLiteral.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Expression.py |
PhysicalLiteral.UnitName |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
PhysicalLiteral.__str__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Expression.py |
PhysicalIntegerLiteral.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Expression.py |
PhysicalIntegerLiteral.Value |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
PhysicalFloatingLiteral.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
PhysicalFloatingLiteral.Value |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
CharacterLiteral.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
CharacterLiteral.Value |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
CharacterLiteral.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
StringLiteral.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
StringLiteral.Value |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
StringLiteral.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
BitStringLiteral.__init__ |
|
0% |
6 |
6 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
BitStringLiteral.Value |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
BitStringLiteral.BinaryValue |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
BitStringLiteral.Bits |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
BitStringLiteral.Length |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
BitStringLiteral.Signed |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
BitStringLiteral.__str__ |
|
0% |
13 |
13 |
0 |
|
0% |
10 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
ParenthesisExpression.Operand |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
UnaryExpression.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
UnaryExpression.Operand |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
UnaryExpression.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
BinaryExpression.__init__ |
|
0% |
5 |
5 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
BinaryExpression.LeftOperand |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
BinaryExpression.RightOperand |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
BinaryExpression.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
RangeExpression.Direction |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
QualifiedExpression.__init__ |
|
0% |
5 |
5 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
QualifiedExpression.Operand |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
QualifiedExpression.Subtyped |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
QualifiedExpression.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
TernaryExpression.__init__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
TernaryExpression.FirstOperand |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
TernaryExpression.SecondOperand |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
TernaryExpression.ThirdOperand |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
TernaryExpression.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
SubtypeAllocation.__init__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
SubtypeAllocation.Subtype |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
SubtypeAllocation.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
QualifiedExpressionAllocation.__init__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
QualifiedExpressionAllocation.QualifiedExpression |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
QualifiedExpressionAllocation.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
AggregateElement.__init__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
AggregateElement.Expression |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
SimpleAggregateElement.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
IndexedAggregateElement.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
IndexedAggregateElement.Index |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
IndexedAggregateElement.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
RangedAggregateElement.__init__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
RangedAggregateElement.Range |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
RangedAggregateElement.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
NamedAggregateElement.__init__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
NamedAggregateElement.Name |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
NamedAggregateElement.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
OthersAggregateElement.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
Aggregate.__init__ |
|
0% |
5 |
5 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
Aggregate.Elements |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
Aggregate.__str__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Expression.py |
(no function) |
|
100% |
387 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / IEEE.py |
Ieee.__init__ |
|
89% |
9 |
1 |
0 |
|
83% |
6 |
1 |
|
87% |
| pyVHDLModel / IEEE.py |
Ieee.Flavor |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / IEEE.py |
Ieee.LoadMentorGraphicsPackages |
|
75% |
4 |
1 |
0 |
|
50% |
2 |
1 |
|
67% |
| pyVHDLModel / IEEE.py |
Ieee.LoadSynopsysPackages |
|
75% |
4 |
1 |
0 |
|
50% |
2 |
1 |
|
67% |
| pyVHDLModel / IEEE.py |
Math_Complex.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / IEEE.py |
Math_Complex_Body.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / IEEE.py |
Std_Logic_1164.__init__ |
|
100% |
16 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / IEEE.py |
Std_Logic_TextIO.__init__ |
|
100% |
4 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / IEEE.py |
Numeric_Bit.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / IEEE.py |
Numeric_Bit_Unsigned_Body.__init__ |
|
100% |
3 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / IEEE.py |
Numeric_Std.__init__ |
|
100% |
18 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / IEEE.py |
Numeric_Std_Unsigned.__init__ |
|
100% |
3 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / IEEE.py |
Numeric_Std_Unsigned_Body.__init__ |
|
100% |
3 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / IEEE.py |
Fixed_Generic_Pkg.__init__ |
|
100% |
6 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / IEEE.py |
Fixed_Generic_Pkg_Body.__init__ |
|
100% |
3 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / IEEE.py |
Fixed_Pkg.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / IEEE.py |
Float_Generic_Pkg.__init__ |
|
100% |
6 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / IEEE.py |
Float_Pkg.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / IEEE.py |
Std_Logic_Arith.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / IEEE.py |
Std_Logic_Arith.__init__ |
|
100% |
3 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / IEEE.py |
Std_Logic_Misc.__init__ |
|
100% |
3 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / IEEE.py |
Std_Logic_Signed.__init__ |
|
100% |
4 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / IEEE.py |
Std_Logic_TextIO.__init__ |
|
100% |
4 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / IEEE.py |
Std_Logic_Unsigned.__init__ |
|
100% |
4 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / IEEE.py |
(no function) |
|
100% |
100 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Instantiation.py |
GenericInstantiationMixin.__init__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Instantiation.py |
GenericEntityInstantiationMixin.__init__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Instantiation.py |
SubprogramInstantiationMixin.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Instantiation.py |
PackageInstantiation.__init__ |
|
0% |
4 |
4 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Instantiation.py |
PackageInstantiation.PackageReference |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Instantiation.py |
PackageInstantiation.GenericAssociations |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Instantiation.py |
(no function) |
|
100% |
33 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Interface.py |
InterfaceItemMixin.__init__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Interface.py |
InterfaceItemWithModeMixin.__init__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Interface.py |
InterfaceItemWithModeMixin.Mode |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Interface.py |
PortInterfaceItemMixin.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Interface.py |
GenericConstantInterfaceItem.__init__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Interface.py |
GenericTypeInterfaceItem.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Interface.py |
GenericProcedureInterfaceItem.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Interface.py |
GenericFunctionInterfaceItem.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Interface.py |
InterfacePackage.__init__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Interface.py |
GenericPackageInterfaceItem.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Interface.py |
PortSignalInterfaceItem.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Interface.py |
ParameterConstantInterfaceItem.__init__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Interface.py |
ParameterVariableInterfaceItem.__init__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Interface.py |
ParameterSignalInterfaceItem.__init__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Interface.py |
ParameterFileInterfaceItem.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Interface.py |
(no function) |
|
100% |
60 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Name.py |
Name.__init__ |
|
100% |
8 |
0 |
0 |
|
100% |
2 |
0 |
|
100% |
| pyVHDLModel / Name.py |
Name.Identifier |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Name.py |
Name.NormalizedIdentifier |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Name.py |
Name.Root |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Name.py |
Name.Prefix |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Name.py |
Name.HasPrefix |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Name.py |
Name.__repr__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Name.py |
Name.__str__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Name.py |
ParenthesisName.__init__ |
|
0% |
5 |
5 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyVHDLModel / Name.py |
ParenthesisName.Associations |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Name.py |
ParenthesisName.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Name.py |
IndexedName.__init__ |
|
0% |
5 |
5 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyVHDLModel / Name.py |
IndexedName.Indices |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Name.py |
IndexedName.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Name.py |
SelectedName.__init__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Name.py |
SelectedName.__str__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Name.py |
AttributeName.__init__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Name.py |
AttributeName.__str__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Name.py |
AllName.__init__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Name.py |
OpenName.__init__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Name.py |
OpenName.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Name.py |
(no function) |
|
100% |
56 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Namespace.py |
Namespace.__init__ |
|
100% |
4 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Namespace.py |
Namespace.Name |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Namespace.py |
Namespace.ParentNamespace |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Namespace.py |
Namespace.ParentNamespace |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Namespace.py |
Namespace.SubNamespaces |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Namespace.py |
Namespace.Elements |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Namespace.py |
Namespace.FindComponent |
|
0% |
11 |
11 |
0 |
|
0% |
4 |
0 |
|
0% |
| pyVHDLModel / Namespace.py |
Namespace.FindSubtype |
|
50% |
16 |
8 |
0 |
|
50% |
10 |
3 |
|
50% |
| pyVHDLModel / Namespace.py |
Namespace.FindObject |
|
0% |
22 |
22 |
0 |
|
0% |
16 |
0 |
|
0% |
| pyVHDLModel / Namespace.py |
(no function) |
|
100% |
25 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Object.py |
Obj.__init__ |
|
100% |
6 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Object.py |
Obj.Subtype |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Object.py |
Obj.ObjectVertex |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Object.py |
WithDefaultExpressionMixin.__init__ |
|
67% |
3 |
1 |
0 |
|
50% |
2 |
1 |
|
60% |
| pyVHDLModel / Object.py |
WithDefaultExpressionMixin.DefaultExpression |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Object.py |
Constant.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Object.py |
DeferredConstant.__init__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Object.py |
DeferredConstant.ConstantReference |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Object.py |
DeferredConstant.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Object.py |
Variable.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Object.py |
Signal.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Object.py |
(no function) |
|
100% |
43 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / PSLModel.py |
VerificationUnit.__init__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / PSLModel.py |
VerificationProperty.__init__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / PSLModel.py |
VerificationMode.__init__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / PSLModel.py |
DefaultClock.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / PSLModel.py |
(no function) |
|
100% |
21 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Predefined.py |
PredefinedLibrary.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Predefined.py |
PredefinedLibrary.AddPackages |
|
100% |
8 |
0 |
0 |
|
100% |
4 |
0 |
|
100% |
| pyVHDLModel / Predefined.py |
PredefinedPackageMixin._AddLibraryClause |
|
100% |
4 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Predefined.py |
PredefinedPackageMixin._AddPackageClause |
|
90% |
10 |
1 |
0 |
|
75% |
4 |
1 |
|
86% |
| pyVHDLModel / Predefined.py |
PredefinedPackage.__init__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Predefined.py |
PredefinedPackageBody.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Predefined.py |
(no function) |
|
100% |
21 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Regions.py |
ConcurrentDeclarationRegionMixin.__init__ |
|
79% |
14 |
3 |
0 |
|
25% |
4 |
1 |
|
67% |
| pyVHDLModel / Regions.py |
ConcurrentDeclarationRegionMixin.DeclaredItems |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Regions.py |
ConcurrentDeclarationRegionMixin.Types |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Regions.py |
ConcurrentDeclarationRegionMixin.Subtypes |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Regions.py |
ConcurrentDeclarationRegionMixin.Constants |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Regions.py |
ConcurrentDeclarationRegionMixin.Signals |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Regions.py |
ConcurrentDeclarationRegionMixin.SharedVariables |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Regions.py |
ConcurrentDeclarationRegionMixin.Files |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Regions.py |
ConcurrentDeclarationRegionMixin.Functions |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Regions.py |
ConcurrentDeclarationRegionMixin.Procedures |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Regions.py |
ConcurrentDeclarationRegionMixin.Components |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Regions.py |
ConcurrentDeclarationRegionMixin.IndexDeclaredItems |
|
22% |
36 |
28 |
0 |
|
17% |
30 |
1 |
|
20% |
| pyVHDLModel / Regions.py |
ConcurrentDeclarationRegionMixin._IndexOtherDeclaredItem |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Regions.py |
(no function) |
|
100% |
41 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / STD.py |
Std.__init__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / STD.py |
Standard.__init__ |
|
100% |
60 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / STD.py |
Env.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / STD.py |
(no function) |
|
100% |
25 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Sequential.py |
SequentialStatementsMixin.__init__ |
|
0% |
5 |
5 |
0 |
|
0% |
4 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
SequentialStatementsMixin.Statements |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
SequentialProcedureCall.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
SequentialSignalAssignment.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
SequentialSimpleSignalAssignment.__init__ |
|
0% |
6 |
6 |
0 |
|
0% |
4 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
SequentialSimpleSignalAssignment.Waveform |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
SequentialVariableAssignment.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
SequentialReportStatement.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
SequentialAssertStatement.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
Branch.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
IfBranch.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
ElsifBranch.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
ElseBranch.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
IfStatement.__init__ |
|
0% |
12 |
12 |
0 |
|
0% |
6 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
IfStatement.IfBranch |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
IfStatement.ElsIfBranches |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
IfStatement.ElseBranch |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
IndexedChoice.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
IndexedChoice.Expression |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
IndexedChoice.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
RangedChoice.__init__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
RangedChoice.Range |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
RangedChoice.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
SequentialCase.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
SequentialCase.Choices |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
Case.__init__ |
|
0% |
6 |
6 |
0 |
|
0% |
4 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
Case.Choices |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
Case.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
OthersCase.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
CaseStatement.__init__ |
|
0% |
8 |
8 |
0 |
|
0% |
4 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
CaseStatement.SelectExpression |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
CaseStatement.Cases |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
LoopStatement.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
ForLoopStatement.__init__ |
|
0% |
4 |
4 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
ForLoopStatement.LoopIndex |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
ForLoopStatement.Range |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
WhileLoopStatement.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
LoopControlStatement.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
LoopControlStatement.LoopReference |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
ReturnStatement.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
ReturnStatement.ReturnValue |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
WaitStatement.__init__ |
|
0% |
11 |
11 |
0 |
|
0% |
6 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
WaitStatement.SensitivityList |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
WaitStatement.Timeout |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
SequentialDeclarationsMixin.__init__ |
|
0% |
5 |
5 |
0 |
|
0% |
4 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
SequentialDeclarationsMixin.DeclaredItems |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Sequential.py |
(no function) |
|
100% |
158 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Subprogram.py |
Subprogram.__init__ |
|
0% |
8 |
8 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Subprogram.py |
Subprogram.GenericItems |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Subprogram.py |
Subprogram.ParameterItems |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Subprogram.py |
Subprogram.DeclaredItems |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Subprogram.py |
Subprogram.Statements |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Subprogram.py |
Subprogram.IsPure |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Subprogram.py |
Procedure.__init__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Subprogram.py |
Function.__init__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Subprogram.py |
Function.ReturnType |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Subprogram.py |
MethodMixin.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Subprogram.py |
MethodMixin.ProtectedType |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Subprogram.py |
ProcedureMethod.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Subprogram.py |
FunctionMethod.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Subprogram.py |
(no function) |
|
100% |
45 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
Symbol.__init__ |
|
100% |
3 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
Symbol.Name |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
Symbol.Reference |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
Symbol.IsResolved |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
Symbol.__bool__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Symbol.py |
Symbol.__repr__ |
|
100% |
3 |
0 |
0 |
|
100% |
2 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
Symbol.__str__ |
|
100% |
3 |
0 |
0 |
|
100% |
2 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
LibraryReferenceSymbol.__init__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
LibraryReferenceSymbol.Library |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
LibraryReferenceSymbol.Library |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
PackageReferenceSymbol.__init__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
PackageReferenceSymbol.Package |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
PackageReferenceSymbol.Package |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
ContextReferenceSymbol.__init__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
ContextReferenceSymbol.Context |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
ContextReferenceSymbol.Context |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
PackageMemberReferenceSymbol.__init__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
PackageMemberReferenceSymbol.Member |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
PackageMemberReferenceSymbol.Member |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
AllPackageMembersReferenceSymbol.__init__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
AllPackageMembersReferenceSymbol.Members |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
AllPackageMembersReferenceSymbol.Members |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
EntityInstantiationSymbol.__init__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
EntityInstantiationSymbol.Entity |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
EntityInstantiationSymbol.Entity |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
ComponentInstantiationSymbol.__init__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
ComponentInstantiationSymbol.Component |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Symbol.py |
ComponentInstantiationSymbol.Component |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Symbol.py |
ConfigurationInstantiationSymbol.__init__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
ConfigurationInstantiationSymbol.Configuration |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Symbol.py |
ConfigurationInstantiationSymbol.Configuration |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Symbol.py |
EntitySymbol.__init__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
EntitySymbol.Entity |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
EntitySymbol.Entity |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
ArchitectureSymbol.__init__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Symbol.py |
ArchitectureSymbol.Architecture |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Symbol.py |
ArchitectureSymbol.Architecture |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Symbol.py |
PackageSymbol.__init__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
PackageSymbol.Package |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
PackageSymbol.Package |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
RecordElementSymbol.__init__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Symbol.py |
SubtypeSymbol.__init__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Symbol.py |
SubtypeSymbol.Subtype |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Symbol.py |
SubtypeSymbol.Subtype |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Symbol.py |
ArrayConstraint.__init__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Symbol.py |
ArrayConstraint.Constraints |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Symbol.py |
RecordConstraint.__init__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Symbol.py |
RecordConstraint.Constraints |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Symbol.py |
ConstrainedArraySubtypeSymbol.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Symbol.py |
ConstrainedRecordSubtypeSymbol.__init__ |
|
0% |
2 |
2 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Symbol.py |
SimpleObjectOrFunctionCallSymbol.__init__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Symbol.py |
IndexedObjectOrFunctionCallSymbol.__init__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Symbol.py |
(no function) |
|
100% |
185 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Type.py |
BaseType.__init__ |
|
100% |
4 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Type.py |
Subtype.__init__ |
|
100% |
5 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Type.py |
Subtype.Type |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Type.py |
Subtype.BaseType |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Type.py |
Subtype.Range |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Type.py |
Subtype.ResolutionFunction |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Type.py |
Subtype.__str__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Type.py |
RangedScalarType.__init__ |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Type.py |
RangedScalarType.Range |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Type.py |
NumericTypeMixin.__init__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Type.py |
DiscreteTypeMixin.__init__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Type.py |
EnumeratedType.__init__ |
|
100% |
6 |
0 |
0 |
|
75% |
4 |
1 |
|
90% |
| pyVHDLModel / Type.py |
EnumeratedType.Literals |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Type.py |
EnumeratedType.__str__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Type.py |
IntegerType.__init__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Type.py |
IntegerType.__str__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Type.py |
RealType.__init__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Type.py |
RealType.__str__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Type.py |
PhysicalType.__init__ |
|
100% |
6 |
0 |
0 |
|
100% |
2 |
0 |
|
100% |
| pyVHDLModel / Type.py |
PhysicalType.PrimaryUnit |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Type.py |
PhysicalType.SecondaryUnits |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Type.py |
PhysicalType.__str__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Type.py |
ArrayType.__init__ |
|
100% |
5 |
0 |
0 |
|
100% |
2 |
0 |
|
100% |
| pyVHDLModel / Type.py |
ArrayType.Dimensions |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Type.py |
ArrayType.ElementType |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Type.py |
ArrayType.__str__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Type.py |
RecordTypeElement.__init__ |
|
0% |
4 |
4 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Type.py |
RecordTypeElement.Subtype |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Type.py |
RecordTypeElement.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Type.py |
RecordType.__init__ |
|
67% |
6 |
2 |
0 |
|
50% |
4 |
2 |
|
60% |
| pyVHDLModel / Type.py |
RecordType.Elements |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Type.py |
RecordType.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Type.py |
ProtectedType.__init__ |
|
0% |
6 |
6 |
0 |
|
0% |
4 |
0 |
|
0% |
| pyVHDLModel / Type.py |
ProtectedType.Methods |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Type.py |
ProtectedTypeBody.__init__ |
|
0% |
6 |
6 |
0 |
|
0% |
4 |
0 |
|
0% |
| pyVHDLModel / Type.py |
ProtectedTypeBody.Methods |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Type.py |
AccessType.__init__ |
|
100% |
3 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Type.py |
AccessType.DesignatedSubtype |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Type.py |
AccessType.__str__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / Type.py |
FileType.__init__ |
|
0% |
3 |
3 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Type.py |
FileType.DesignatedSubtype |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Type.py |
FileType.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / Type.py |
(no function) |
|
100% |
130 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
VHDLVersion.__init__ |
|
100% |
3 |
0 |
0 |
|
100% |
4 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
VHDLVersion.Parse |
|
0% |
4 |
4 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
VHDLVersion.__lt__ |
|
0% |
3 |
3 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
VHDLVersion.__le__ |
|
0% |
3 |
3 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
VHDLVersion.__gt__ |
|
0% |
3 |
3 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
VHDLVersion.__ge__ |
|
0% |
3 |
3 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
VHDLVersion.__ne__ |
|
0% |
3 |
3 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
VHDLVersion.__eq__ |
|
0% |
5 |
5 |
0 |
|
0% |
4 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
VHDLVersion.IsVHDL |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
VHDLVersion.IsAMS |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
VHDLVersion.__str__ |
|
0% |
8 |
8 |
0 |
|
0% |
6 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
VHDLVersion.__repr__ |
|
0% |
5 |
5 |
0 |
|
0% |
4 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
ObjectClass.__str__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
Design.__init__ |
|
100% |
10 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.Name |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
Design.AllowBlackbox |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.AllowBlackbox |
|
0% |
3 |
3 |
0 |
|
0% |
2 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
Design.Libraries |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.Documents |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.CompileOrderGraph |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.DependencyGraph |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.HierarchyGraph |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.ObjectGraph |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
Design.TopLevel |
|
0% |
11 |
11 |
0 |
|
0% |
6 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
Design.LoadStdLibrary |
|
100% |
7 |
0 |
0 |
|
100% |
2 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.LoadIEEELibrary |
|
100% |
7 |
0 |
0 |
|
100% |
2 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.AddLibrary |
|
100% |
7 |
0 |
0 |
|
100% |
4 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.GetLibrary |
|
100% |
8 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.AddDocument |
|
74% |
42 |
11 |
0 |
|
67% |
30 |
6 |
|
71% |
| pyVHDLModel / __init__.py |
Design.IterateDesignUnits |
|
100% |
2 |
0 |
0 |
|
100% |
2 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.Analyze |
|
100% |
2 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.AnalyzeDependencies |
|
100% |
14 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.AnalyzeObjects |
|
100% |
4 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.CreateDependencyGraph |
|
100% |
37 |
0 |
0 |
|
100% |
16 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.CreateCompileOrderGraph |
|
100% |
9 |
0 |
0 |
|
100% |
4 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.ImportObjects |
|
100% |
7 |
0 |
0 |
|
100% |
8 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.ImportObjects._ImportObjects |
|
58% |
12 |
5 |
0 |
|
57% |
14 |
2 |
|
58% |
| pyVHDLModel / __init__.py |
Design.CreateTypeAndObjectGraph |
|
100% |
11 |
0 |
0 |
|
100% |
8 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.CreateTypeAndObjectGraph._HandlePackage |
|
44% |
36 |
20 |
0 |
|
64% |
14 |
5 |
|
50% |
| pyVHDLModel / __init__.py |
Design.CreateTypeAndObjectGraph._LinkSymbolsInExpression |
|
38% |
13 |
8 |
0 |
|
50% |
8 |
4 |
|
43% |
| pyVHDLModel / __init__.py |
Design.CreateTypeAndObjectGraph._LinkItems |
|
75% |
32 |
8 |
0 |
|
70% |
20 |
4 |
|
73% |
| pyVHDLModel / __init__.py |
Design.LinkContexts |
|
77% |
44 |
10 |
0 |
|
72% |
18 |
3 |
|
76% |
| pyVHDLModel / __init__.py |
Design.LinkArchitectures |
|
100% |
2 |
0 |
0 |
|
100% |
2 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.LinkPackageBodies |
|
100% |
2 |
0 |
0 |
|
100% |
2 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.LinkLibraryReferences |
|
86% |
42 |
6 |
0 |
|
89% |
18 |
2 |
|
87% |
| pyVHDLModel / __init__.py |
Design.LinkPackageReferences |
|
77% |
48 |
11 |
0 |
|
78% |
32 |
5 |
|
78% |
| pyVHDLModel / __init__.py |
Design.LinkContextReferences |
|
82% |
33 |
6 |
0 |
|
83% |
24 |
2 |
|
82% |
| pyVHDLModel / __init__.py |
Design.LinkComponents |
|
27% |
11 |
8 |
0 |
|
50% |
6 |
1 |
|
35% |
| pyVHDLModel / __init__.py |
Design.LinkInstantiations |
|
44% |
39 |
22 |
0 |
|
44% |
18 |
2 |
|
44% |
| pyVHDLModel / __init__.py |
Design.IndexPackages |
|
100% |
2 |
0 |
0 |
|
100% |
2 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.IndexPackageBodies |
|
100% |
2 |
0 |
0 |
|
100% |
2 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.IndexEntities |
|
100% |
2 |
0 |
0 |
|
100% |
2 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.IndexArchitectures |
|
100% |
2 |
0 |
0 |
|
100% |
2 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.CreateHierarchyGraph |
|
100% |
17 |
0 |
0 |
|
100% |
12 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.ComputeCompileOrder |
|
57% |
14 |
6 |
0 |
|
50% |
6 |
1 |
|
55% |
| pyVHDLModel / __init__.py |
Design.ComputeCompileOrder.predicate |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Design.IterateDocumentsInCompileOrder |
|
75% |
4 |
1 |
0 |
|
75% |
4 |
1 |
|
75% |
| pyVHDLModel / __init__.py |
Design.GetUnusedDesignUnits |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
Design.__repr__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
Library.__init__ |
|
100% |
10 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Library.AllowBlackbox |
|
100% |
3 |
0 |
0 |
|
100% |
2 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Library.AllowBlackbox |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Library.Contexts |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Library.Configurations |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Library.Entities |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Library.Architectures |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Library.Packages |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Library.PackageBodies |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Library.DependencyVertex |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
Library.IterateDesignUnits |
|
100% |
19 |
0 |
0 |
|
100% |
26 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Library.LinkArchitectures |
|
77% |
13 |
3 |
0 |
|
75% |
8 |
2 |
|
76% |
| pyVHDLModel / __init__.py |
Library.LinkPackageBodies |
|
89% |
9 |
1 |
0 |
|
75% |
4 |
1 |
|
85% |
| pyVHDLModel / __init__.py |
Library.IndexPackages |
|
100% |
3 |
0 |
0 |
|
75% |
4 |
1 |
|
86% |
| pyVHDLModel / __init__.py |
Library.IndexPackageBodies |
|
100% |
2 |
0 |
0 |
|
100% |
2 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Library.IndexEntities |
|
100% |
2 |
0 |
0 |
|
100% |
2 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Library.IndexArchitectures |
|
100% |
4 |
0 |
0 |
|
100% |
4 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Library.__repr__ |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Document.__init__ |
|
100% |
15 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Document._AddEntity |
|
67% |
9 |
3 |
2 |
|
50% |
4 |
2 |
|
62% |
| pyVHDLModel / __init__.py |
Document._AddArchitecture |
|
64% |
14 |
5 |
2 |
|
25% |
4 |
1 |
|
56% |
| pyVHDLModel / __init__.py |
Document._AddPackage |
|
67% |
9 |
3 |
2 |
|
50% |
4 |
2 |
|
62% |
| pyVHDLModel / __init__.py |
Document._AddPackageBody |
|
67% |
9 |
3 |
2 |
|
50% |
4 |
2 |
|
62% |
| pyVHDLModel / __init__.py |
Document._AddContext |
|
67% |
9 |
3 |
2 |
|
50% |
4 |
2 |
|
62% |
| pyVHDLModel / __init__.py |
Document._AddConfiguration |
|
67% |
9 |
3 |
2 |
|
50% |
4 |
2 |
|
62% |
| pyVHDLModel / __init__.py |
Document._AddVerificationUnit |
|
0% |
9 |
9 |
2 |
|
0% |
4 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
Document._AddVerificationProperty |
|
0% |
9 |
9 |
2 |
|
0% |
4 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
Document._AddVerificationMode |
|
0% |
9 |
9 |
2 |
|
0% |
4 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
Document._AddDesignUnit |
|
57% |
23 |
10 |
4 |
|
60% |
20 |
2 |
|
58% |
| pyVHDLModel / __init__.py |
Document.Path |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Document.DesignUnits |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Document.Contexts |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Document.Configurations |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Document.Entities |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Document.Architectures |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Document.Packages |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Document.PackageBodies |
|
100% |
1 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |
| pyVHDLModel / __init__.py |
Document.VerificationUnits |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
Document.VerificationProperties |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
Document.VerificationModes |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
Document.CompileOrderVertex |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
Document.IterateDesignUnits |
|
100% |
19 |
0 |
0 |
|
96% |
26 |
1 |
|
98% |
| pyVHDLModel / __init__.py |
Document.__repr__ |
|
0% |
1 |
1 |
0 |
|
100% |
0 |
0 |
|
0% |
| pyVHDLModel / __init__.py |
(no function) |
|
100% |
296 |
0 |
0 |
|
100% |
0 |
0 |
|
100% |